j7

e-ISSN: 2590-4132

Quarterly Issues

15th January

15th May

15th September

--------------------------------------------------

Honorary Editor

M. Nayfeh (USA)

Editor-in-Chief

Y. Al-Douri

Email: yarub.a@siats.co.uk

Editors

S. Abdullah (Malaysia)

O. Alani (UK)

T. Al Smadi (Jordan)

M. Ameri (Algeria)

N. E. Arif (Iraq)

V. K. Arora (USA)

N. Badi (USA)

S. Baroni (Italy)

M. Bounoudina (Bahrain)

Z. Cai (USA)

A. Chaudhry (India)

N. E. Christensen (Denmark)

D. Chua (Singapore)

H. Ekinci (Turkey)

S. El-Safty (Japan)

Y. P. Feng (Singapore)

L. Feo (Italy)

M. Henni (UK)

D. Hui (USA)

N. N. Jandow (Iraq)

M. R. Johan (Malaysia)

R. Jose (Malaysia)

N.Joshi (USA)

A. H. Jumaa (Iraq)

M. A. R. Khan (USA)

R. Khenata (Algeria)

M-B Leptit (France)

J. Lui (USA)

R. Nowak (Finland)

S. Radiman (Malaysia)

M. V. Reddy (Singapore)

A. H. Reshak (Czech Republic)

A. Rubio (Spain)

M. Rusop (Malaysia)

P. Ruterana (France)

P. Schwerdtfeger (New Zealand)

U. Schwingenschloegl (Germany)

T. E. Simos (Greece)

J. Sing (Australia)

P. R. Somani (India)

M. Tanemura (Japan)

N. Tit (UAE)

K. D. Verma (India)

S. Wang (Singapore)

J. Whitaker (USA)

A. Zaoui (France)

D. H. Zhang (Singapore)

Carbon Nano Tube Field Effect Transistor based BBL-PTL full adders with level restorer structures

Full Adder (FA) is an important component not only in arithmetic circuits, but also in designing and development in all types of processors. The performance parameter of the one bit full adder has been implemented to increase the speed of the system. In this paper two Carbon Nano Tube Field Effect Transistor (CNTFET) based level restorers are introduced to the sum circuit of the branch-based logic and pass transistor (BBL-PT) full adder. The proposed level restorers eliminate the existence of voltage step which is presented in the conventional full adder [1]. T.V.Rao et. al proposed level restorer circuits that have used +1.2 V supply rail voltage [2]. By using these level restorers we could able to achieve good delay performance. The proposed 1-BIT full adder is graded high as it has less power consumption with the conventional 1-BIT full adders. The performance of the proposed CNTFET based BBL-PT FA with new level restorer structures are examined using Cadence with 32 nm CNTFET technology files with a supply rail voltage of +0.8 V.

 

Please share the pageShare on FacebookShare on Google+Tweet about this on TwitterEmail this to someone

 

View Journal Cover Download Full Article Back to Journal