j7

e-ISSN: 2590-4132

Quarterly Issues

15th January

15th May

15th September

--------------------------------------------------

Honorary Editor

M. Nayfeh (USA)

Editor-in-Chief

Y. Al-Douri

Email: yarub.a@siats.co.uk

Editors

S. Abdullah (Malaysia)

O. Alani (UK)

T. Al Smadi (Jordan)

M. Ameri (Algeria)

N. E. Arif (Iraq)

V. K. Arora (USA)

N. Badi (USA)

S. Baroni (Italy)

M. Bounoudina (Bahrain)

Z. Cai (USA)

A. Chaudhry (India)

N. E. Christensen (Denmark)

D. Chua (Singapore)

H. Ekinci (Turkey)

S. El-Safty (Japan)

Y. P. Feng (Singapore)

L. Feo (Italy)

M. Henni (UK)

D. Hui (USA)

N. N. Jandow (Iraq)

M. R. Johan (Malaysia)

R. Jose (Malaysia)

N.Joshi (USA)

A. H. Jumaa (Iraq)

M. A. R. Khan (USA)

R. Khenata (Algeria)

M-B Leptit (France)

J. Lui (USA)

R. Nowak (Finland)

S. Radiman (Malaysia)

M. V. Reddy (Singapore)

A. H. Reshak (Czech Republic)

A. Rubio (Spain)

M. Rusop (Malaysia)

P. Ruterana (France)

P. Schwerdtfeger (New Zealand)

U. Schwingenschloegl (Germany)

T. E. Simos (Greece)

J. Sing (Australia)

P. R. Somani (India)

M. Tanemura (Japan)

N. Tit (UAE)

K. D. Verma (India)

S. Wang (Singapore)

J. Whitaker (USA)

A. Zaoui (France)

D. H. Zhang (Singapore)

Analysis of flip flop design using nanoelectronic single electron transistor

Single Electron Transistor (SET) is a nanoelectronic device that operates under the controlled mode of tunneled individual electrons. In this paper, a comparative analysis was performed employing SET based D-Flip flop with conventional logic D-flip flop. SET is eminent nanoscale devices that have low power dissipation, high speed and performance. The flip flop design was simulated using SIMON simulator and the stability of its operation was analyzed applying the Monte-Carlo method that represented stability with low power dissipation and matched the functionality of traditional CMOS devices.

Please share the pageShare on FacebookShare on Google+Tweet about this on TwitterEmail this to someone

 

Download Full Article Back to Journal